



TET ESTEL AS
ESTONIA

**June
2013**

**Series
T151-100**

Phase Control Stud Mounted Thyristor Type T151-100

Center amplifying gate
Low on-state and switching losses
Designed for traction and industrial applications


Maximum mean on-state current	I_{TAV}	100 A							
Maximum repetitive peak off-state and reverse voltage	U_{DRM}	800 ÷ 1600 V							
Turn-off time	t_q	100; 160; 250 µs							
U _{DRM} , U _{RRM} , V	800	900	1000	1100	1200	1300	1400	1500	1600
Voltage code	8	9	10	11	12	13	14	15	16
T _{vj} , °C	- 60 ÷ 125								

MAXIMUM ALLOWABLE RATINGS				
Symbols and parameters		Units	T151-100	Conditions
I _{TAV}	Mean on-state current	A	100	T _c =90 °C, 180° half-sine wave, 50 Hz
I _{TRMS}	RMS on-state current	A	157	T _c =90 °C
I _{TSM}	Surge on-state current	kA	2,0 2,2	T _{vj} =125°C T _{vj} =25°C
I ² t	Limiting load integral	kA ² s	20 24,2	T _{vj} =125°C T _{vj} =25°C
U _{DRM} , U _{RRM}	Repetitive peak off-state and reverse voltage	V	800÷1600	T _{j min} ≤T _{vj} ≤T _{jM} 180° half-sine wave, 50 Hz Gate open
U _{DSM} , U _{RSM}	Non-repetitive peak off-state and reverse voltage	V	900÷1700	T _{j min} ≤T _{vj} ≤T _{jM} 180° half-sine wave tp=10 ms, Single pulse Gate open
(d _i /dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/µs	250 125	T _{vj} =125°C ; U _d =0,67 U _{DRM} , Gate pulse : 10V, 5 Ω, 1µs rise time, 10 µs
U _{RGM}	Peak reverse gate voltage	V	5	T _{j min} ≤T _{vj} ≤T _{jM}
T _{stg}	Storage temperature	°C	-60÷80	
T _{vj}	Junction temperature	°C	-60÷125	
CHARACTERISTICS				
U _{TM}	Peak on-state voltage	V	1,8	T _{vj} =25°C, I _{TM} =3,14 I _{TAV}
U _{T(TO)}	Threshold voltage	V	1,1	T _{vj} =125°C
R _T	On-state slope resistance	mΩ	1,8	1,57 I _{TAV} < I _T <4,71 I _{TAV}
I _{DRM} I _{RRM}	Repetitive peak off-state and reverse current	mA	20 20	T _{vj} =125°C, U _d =U _{DRM} U _r = U _{RRM}

CHARACTERISTICS				
Symbols and parameters		Units	T151-100	Conditions
I _L	Latching current	A	0,5	T _{VJ} =25°C, U _D =12V Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs
I _H	Holding current	A	0,25	T _{VJ} =25°C, U _D =12V, Gate open
UGT	Gate trigger direct voltage	V	2,5 5,0	T _{VJ} =25°C, T _{VJ} =-60°C UD=12V
IGT	Gate trigger direct current	A	0,2 0,5	T _{VJ} =25°C, T _{VJ} =-60°C
UGD	Gate non-trigger direct voltage	V	0,25	T _{VJ} =125°C, UD = 0,67 U _{DRM} Direct gate current
IGD	Gate non-trigger direct current	mA	10	
t _{gd}	Delay time	μs	1,6	T _{VJ} =25°C, UD=500V IT _M = 100 A
t _{gt}	Turn-on time	μs	3,2	Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs
t _q	Turn-off time	μs	100÷250	T _{VJ} =125°C, IT _M =100 A di _R /dt=10 A/μs, U _R =100V UD = 0,67 U _{DRM} du _D /dt=50 V/μs
Q _{rr}	Recovered charge	μC	400	T _{VJ} =125°C, IT _M =100 A dir/dt=10 A/μs, UR=100V
tr _r	Reverse recovery time	μs	16	
I _{RRM}	Peak reverse recovery current	A	50	
(dU _D /dt) _{crit}	Critical rate of rise of off-state voltage	V/μs	500 1000	T _{VJ} =125°C, UD = 0,67 U _{DRM} Gate open
R _{thjc}	Thermal resistance junction to case	°C/W	0,21	Direct current

ORDERING						
	T	151	100	14	7	2
	1	2	3	4	5	6

1. Phase control thyristor.
2. Design version.
3. Mean on-state current, A.
4. Voltage code (14=1400 V).
5. Critical rate of rise of off-state voltage ($6 \geq 500 \text{ V/μs}$, $7 \geq 1000 \text{ V/μs}$).
6. Group of turn-off time ($\text{du}_D/\text{dt}=50 \text{ V/μs}$, $4 \leq 100 \text{ μs}$, $3 \leq 160 \text{ μs}$, $2 \leq 250 \text{ μs}$).



Tightening torque : 12 ÷ 18 Nm
Weight : 150 grams

