



**TET ESTEL AS
ESTONIA**

**March
2016**

**Series
T153-1600**

Phase Control Press-Pack Thyristor Type T153-1600

Center amplifying gate

Low on-state and switching losses

Designed for traction and industrial applications

Maximum mean on-state current	I _{TAV} 1600 A				
Maximum repetitive peak off-state and reverse voltage	U _{DRM} 200 ÷ 600 V				
Turn-off time	t _q 100; 125; 160 µs				
U _{DRM} , U _{RRM} , V	200	300	400	500	600
Voltage code	2	3	4	5	6
Tvj, °C	- 60 ÷ 125				

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	T153-1600	Conditions
I _{TAV}	Mean on-state current	A	1600 2575	Tc=87°C, Tc=55 °C, 180° half-sine wave, 50 Hz
I _{TRMS}	RMS on-state current	A	2512	Tc=87°C
I _{TSM}	Surge on-state current	kA	33 36	Tvj=125°C Tvj=25°C
I ² t	Limiting load integral	kA ² s	5445 6480	Tvj=125°C Tvj=25°C
U _{DRM} , U _{RRM}	Repetitive peak off-state and reverse voltage	V	200÷600	Tj min≤Tvj≤Tj _M 180° half-sine wave, 50 Hz Gate open
U _{DSM} , U _{RSRM}	Non-repetitive peak off-state and reverse voltage	V	300÷700	Tj min≤Tvj≤Tj _M 180° half-sine wave tp=10 ms, Single pulse Gate open
(di _T /dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/µs	400 200	Tvj=125°C ; U _D =0,67 U _{DRM} , Gate pulse : 10V, 5 Ω, 1µs rise time, 10 µs
U _{RG}	Peak reverse gate voltage	V	5	Tj min≤Tvj≤Tj _M
T _{stg}	Storage temperature	°C	-60÷80	
Tvj	Junction temperature	°C	-60÷125	


CHARACTERISTICS

U _{TM}	Peak on-state voltage	V	1,5	Tvj=25°C, I _{TM} =3,14 I _{TAV}
U _{T(TO)}	Threshold voltage	V	0,92	Tvj=125°C
R _T	On-state slope resistance	mΩ	0,08	1,57 I _{TAV} < I _T <4,71 I _{TAV}
I _{DRM} I _{RRM}	Repetitive peak off-state and reverse current	mA	100 100	Tvj=125°C, U _D = U _{DRM} U _R = U _{RRM}

CHARACTERISTICS						
Symbols and parameters		Units	T153-1600	Conditions		
I _L	Latching current	A	1,0	T _{VJ} =25°C, U _D =12V Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs		
I _H	Holding current	A	0,5	T _{VJ} =25°C, U _D =12V, Gate open		
UGT	Gate trigger direct voltage	V	2,5 5,0	T _{VJ} =25°C, T _{VJ} =-60°C	U _D =12V	
IGT	Gate trigger direct current	A	0,3 0,85	T _{VJ} =25°C, T _{VJ} =-60°C		
UGD	Gate non-trigger direct voltage	V	0,25	T _{VJ} =125°C, U _D = 0,67 U _{DRM} Direct gate current		
IGD	Gate non-trigger direct current	mA	10			
t _{gd}	Delay time	μs	3,2	T _{VJ} =25°C, U _D =500V I _{TM} = 1600 A Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs		
t _{gt}	Turn-on time	μs	6,3			
t _q	Turn-off time	μs	100÷160	T _{VJ} =125°C, I _{TM} =1600 A di _R /dt =10 A/μs, U _R =100V U _D = 0,67 U _{DRM} du _D /dt=50 V/μs		
Qrr	Recovered charge	μC	900	T _{VJ} =125°C, I _{TM} =1600 A dir/dt=10 A/μs, UR=100V		
trr	Reverse recovery time	μs	20			
Irrm	Peak reverse recovery current	A	90			
(dud/dt)crit	Critical rate of rise of off-state voltage	V/μs	500 1000	T _{VJ} =125°C, U _D = 0,67 U _{DRM} Gate open		
R _{thjc}	Thermal resistance junction to case	°C/W	0,019	Direct current, double side cooled		

ORDERING						
	T	153	1600	6	7	4
	1	2	3	4	5	6

1. Phase control thyristor.
2. Design version.
3. Mean on-state current, A.
4. Voltage code (6=600 V).
5. Critical rate of rise of off-state voltage ($6 \geq 500 \text{ V}/\mu\text{s}$, $7 \geq 1000 \text{ V}/\mu\text{s}$).
6. Group of turn-off time ($\text{du}_D/\text{dt}=50 \text{ V}/\mu\text{s}$, $3 \leq 160 \mu\text{s}$, $X2 \leq 125 \mu\text{s}$; $4 \leq 100 \mu\text{s}$).



Mounting force : 19 ÷ 28 kN
Weight : 480 grams