



TET ESTEL AS
ESTONIA

**June
2013**

**Series
T553-500**

**Phase Control Press-Pack
Thyristor
Type T553-500**

Distributed amplifying gate
Designed for traction and industrial applications

Maximum mean on-state current	ITAV 500 A					
Maximum repetitive peak off-state and reverse voltage	UDRM 3400 ÷ 4400 V					
Turn-off time	tq 320; 400; 500 µs					
UDRM, URRM, V	3400	3600	3800	4000	4200	4400
Voltage code	34	36	38	40	42	44
Tvj, °C	- 60 ÷ 125					

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	T553-500	Conditions	
ITAV	Mean on-state current	A	500 1035	Tc=100 °C, Tc=55 °C, 180° half-sine wave, 50 Hz	
ITRMS	RMS on-state current	A	785	Tc=100 °C	
ITSM	Surge on-state current	kA	13,5 15,0	Tvj=125°C Tvj=25°C	tp=10 ms UR=0
I ² t	Limiting load integral	kA ² s	911 1125	Tvj=125°C Tvj=25°C	
UDRM, URRM	Repetitive peak off-state and reverse voltage	V	3400÷4400	Tj min≤Tvj≤Tjm 180° half-sine wave, 50 Hz Gate open	
UDSM, URSM	Non-repetitive peak off-state and reverse voltage	V	3500÷4500	Tj min≤Tvj≤Tjm 180° half-sine wave tp=10 ms, Single pulse Gate open	
(di _T /dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/µs	630 320	Tvj=125°C ; UD=0,67 UDRM, Gate pulse : 10V, 5 Ω, 1µs rise time, 10 µs	
URGM	Peak reverse gate voltage	V	5	Tj min≤Tvj≤Tjm	
Tstg	Storage temperature	°C	-60÷80		
Tvj	Junction temperature	°C	-60÷125		

CHARACTERISTICS

UTM	Peak on-state voltage	V	2,4	Tvj=25°C, ITM=3,14 ITAV
UT(TO)	Threshold voltage	V	1,55	Tvj=125°C
R _T	On-state slope resistance	mΩ	0,65	1,57 ITAV < IT < 4,71 ITAV
IDRM IRRM	Repetitive peak off-state and reverse current	mA	100 100	Tvj=125°C, UD = UDRM UR = URRM

CHARACTERISTICS					
Symbols and parameters		Units	T553-500	Conditions	
I _L	Latching current	A	6	Tvj=25°C, UD=12V Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs	
I _H	Holding current	A	1,0	Tvj=25°C, UD=12V, Gate open	
UGT	Gate trigger direct voltage	V	2,5 5,0	Tvj=25°C, Tvj=-60°C	UD=12V
IGT	Gate trigger direct current	A	0,3 0,85	Tvj=25°C, Tvj=-60°C	
UGD	Gate non-trigger direct voltage	V	0,25	Tvj=125°C, UD = 0,67 U _{DRM}	
IGD	Gate non-trigger direct current	mA	10	Direct gate current	
t _{gd}	Delay time	μs	4,0	Tvj=25°C, UD=500V IT _M = 500 A	
t _{gt}	Turn-on time	μs	12	Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs	
t _q	Turn-off time	μs	320÷500	Tvj=125°C, IT _M =500 A di _R /dt=10 A/μs, U _R =100V UD = 0,67 U _{DRM} du _D /dt=50 V/μs	
Q _{rr}	Recovered charge	μC	2300	Tvj=125°C, IT _M =500 A dir/dt=10 A/μs, UR=100V	
t _{rr}	Reverse recovery time	μs	34		
I _{rrm}	Peak reverse recovery current	A	135		
(dU/dt) _{crit}	Critical rate of rise of off-state voltage	V/μs	500 1000		
R _{thjc}	Thermal resistance junction to case	°C/W	0,021	Direct current, double side cooled	

ORDERING						
	T	553	500	40	7	K2
	1	2	3	4	5	6

1. Phase control thyristor.
2. Design version.
3. Mean on-state current, A.
4. Voltage code (40=4000 V).
5. Critical rate of rise of off-state voltage ($6 \geq 500 \text{ V/μs}$, $7 \geq 1000 \text{ V/μs}$).
6. Group of turn-off time ($\text{du}_D/\text{dt}=50 \text{ V/μs}$, $1 \leq 500 \mu\text{s}$, $H2 \leq 400 \mu\text{s}$, $K2 \leq 320 \mu\text{s}$).

