



TET ESTEL AS
ESTONIA

March
2016

Series
T653-800

Phase Control Press-Pack
Thyristor
Type T653-800

Distributed amplifying gate
Designed for traction and industrial applications

Maximum mean on-state current	I_{TAV}	800 A				
Maximum repetitive peak off-state and reverse voltage	U_{DRM} U_{RRM}	4000 ÷ 4800 V				
Turn-off time	t_q	400; 500 μs				
U_{DRM}, U_{RRM}, V		4000	4200	4400	4600	4800
Voltage code		40	42	44	46	48
$T_{vj}, ^\circ C$		- 60 ÷ 125				

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	T653-800	Conditions
I_{TAV}	Mean on-state current	A	800 1140	$T_c=84^\circ C$, $T_c=55^\circ C$, 180° half-sine wave, 50 Hz
I_{TRMS}	RMS on-state current	A	1255	$T_c=84^\circ C$
I_{TSM}	Surge on-state current	kA	15 16,5	$T_{vj}=125^\circ C$ $T_{vj}=25^\circ C$ tp=10 ms $U_R=0$
I^2t	Limiting load integral	kA^2s	1125 1360	$T_{vj}=125^\circ C$ $T_{vj}=25^\circ C$
U_{DRM}, U_{RRM}	Repetitive peak off-state and reverse voltage	V	4000÷4800	$T_j \min \leq T_{vj} \leq T_{jM}$ 180° half-sine wave, 50 Hz Gate open
U_{DSM}, U_{RSM}	Non-repetitive peak off-state and reverse voltage	V	4100÷4900	$T_j \min \leq T_{vj} \leq T_{jM}$ 180° half-sine wave tp=10 ms, Single pulse Gate open
(di _T /dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/ μ s	1250 630	$T_{vj}=125^\circ C$; $U_D=0,67 U_{DRM}$, Gate pulse : 10V,5 Ω , 1 μ s rise time, 10 μ s
U_{RGM}	Peak reverse gate voltage	V	5	$T_j \min \leq T_{vj} \leq T_{jM}$
T_{stg}	Storage temperature	$^\circ C$	-60÷80	
T_{vj}	Junction temperature	$^\circ C$	-60÷125	

CHARACTERISTICS

U_{TM}	Peak on-state voltage	V	2,6	$T_{vj}=25^\circ C$, $I_{TM}=3,14 I_{TAV}$
$U_{T(TO)}$	Threshold voltage	V	1,25	$T_{vj}=125^\circ C$
R_T	On-state slope resistance	m Ω	0,55	1,57 $I_{TAV} < I_T < 4,71 I_{TAV}$
I_{DRM} I_{RRM}	Repetitive peak off-state and reverse current	mA	100 100	$T_{vj}=125^\circ C$, $U_D = U_{DRM}$ $U_R = U_{RRM}$


CHARACTERISTICS

Symbols and parameters		Units	T653-800	Conditions
I_L	Latching current	A	6	$T_{vj}=25^{\circ}\text{C}, U_D=12\text{V}$ Gate pulse : 10V, 5 μs , 1 μs rise time, 10 μs
I_H	Holding current	A	1,0	$T_{vj}=25^{\circ}\text{C}, U_D=12\text{V}, \text{Gate open}$
U_{GT}	Gate trigger direct voltage	V	2,5 5,0	$T_{vj}=25^{\circ}\text{C},$ $T_{vj}=-60^{\circ}\text{C}$
I_{GT}	Gate trigger direct current	A	0,3 0,85	$T_{vj}=25^{\circ}\text{C},$ $T_{vj}=-60^{\circ}\text{C}$
U_{GD}	Gate non-trigger direct voltage	V	0,25	$T_{vj}=125^{\circ}\text{C}, U_D = 0,67 U_{DRM}$
I_{GD}	Gate non-trigger direct current	mA	10	Direct gate current
tgd	Delay time	μs	4,0	$T_{vj}=25^{\circ}\text{C}, U_D=500\text{V}$ $I_{TM} = 800 \text{ A}$
tgt	Turn-on time	μs	12	Gate pulse : 10V, 5 μs , 1 μs rise time, 10 μs
tq	Turn-off time	μs	400÷500	$T_{vj}=125^{\circ}\text{C}, I_{TM}=800 \text{ A}$ $di_R/dt = 10 \text{ A}/\mu\text{s}, U_R=100\text{V}$ $U_D = 0,67 U_{DRM}$ $du_D/dt=50 \text{ V}/\mu\text{s}$
Qrr	Recovered charge	μC	2900	$T_{vj}=125^{\circ}\text{C}, I_{TM}=800 \text{ A}$ $di_R/dt = 10 \text{ A}/\mu\text{s}, U_R=100\text{V}$
trr	Reverse recovery time	μs	38	
Irrm	Peak reverse recovery current	A	153	
(du_D/dt)crit	Critical rate of rise of off-state voltage	V/ μs	500 1000	$T_{vj}=125^{\circ}\text{C}, U_D = 0,67 U_{DRM}$ Gate open
Rthjc	Thermal resistance junction to case	$^{\circ}\text{C}/\text{W}$	0,022	Direct current, double side cooled

ORDERING

	T	653	800	46	7	1	
	1	2	3	4	5	6	

- Phase control thyristor
- Design version.
- Mean on-state current, A.
- Voltage code (46=4600 V).
- Critical rate of rise of off-state voltage (6 \geq 500 V/ μs , 7 \geq 1000 V/ μs).
- Group of turn-off time ($du_D/dt=50 \text{ V}/\mu\text{s}$, 1 \leq 500 μs , H2 \leq 400 μs).



Mounting force : 19 ÷ 28 kN
Weight : 700 grams